

# (SYLLABUS)

1.

(Course Title)		(Instructor)			
(Year)	2022	(Semester)	2	(Course No.)	2150078701
(Class)	01	(Open to)	3	(Course Classification)	-
(Credit)	1.0		02		100
(Office)	309	(Telephone)	02-820-0959	(e-mail)	jwshon@ssu.ac.kr
	(FL),	(PBL)			
	(*) (ABEEK Classification)		(*) (ABEEK Requirement)		
(Course Description)	, Verilog				

Verilog Programming	

가	( 100 )	
	100	30
	100	30
	100	30
	100	10

(Required Texts)		* / PPT
	( )	* /Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog/M.Morris Mano, Michael Ciletti/Pearson/2017/6th
	ARTY-7S FPGA , dual-7 Segment	
	가	40%, 60 % 가

## (SYLLABUS)

2.

(Week)	(Keyword)	(Description)		(Texts)
01	, vitis- vivado	,	, , , , , , ,	
02	, Function generator, DC		, , , , , , ,	
03	vitis-vivado, Arty-7, Spartan-7	, vitis-vivado	, , , , , , ,	
04	, , Verilog HDL		, , , , , , ,	,
05	Testbench, mux, demux, Verilog-HDL	Test bench, mux, demux, RTL Analysis, Data flow, Behavioral modeling	, , , , , , ,	,
06	decoder and encdoer	decoder and encoder	, , , , , , ,	,
07	7 Segment, common anode, Common cathode	7 Segment driver	, , , , , , ,	,
08		가		1~ 7
09	D-Latch, D-Flip/Flop	D-Latch D-F/F	, , , , , , ,	,
10	Register, multi-function Register		, , , , , , ,	,
11	FSM, Moore and Mealy State diagram	FSM	, , , , , , ,	,
12	Counter, Frequency divider ,BCD(Binary coded decimal)		, , , , , , ,	,
13	System block diagram, mux, bcd to dual bcd, bcd to seven segment	two digit decimal counter	, , , , , , ,	,
14	up/down counter	up/down 2-digit counter	, , , , , , ,	,
15		가		9~14

## (SYLLABUS)

[ ]

65 2  
,  
가

,가

가

[ ]

:  
:  
:  
:  
/  
:  
/

[ 가 ]

/ / :  
/  
:  
가

(02-820-0060)

(SYLLABUS)

3. ( )

( )			
	가/		
	/		
	/		
	/		
	Open-ended problem		
	Teamwork		
	Communication skills		